. In addition, nanocrystal memory has a two bit per cell storage capability due to its discrete electron storing center. This means that more data can be stored in one memory cell, which readily increases the memory dens ity 4 .
(smaller) voltage to turn it on, called the program (erase) operation (Fig. 1c) . The digital "0" or "1" memory status is determined by applying a read voltage (V read ) to the gate between the program and erase operations to read the corresponding drain current.
Fowler-Nordheim (FN) tunneling and channel hot electron injection (CHEI) are the two most commonly employed mechanisms for the program operation, and FN tunneling for the erase operation 5 . FN tunneling is a phenomenon through which electrons can easily tunnel through a triangular barrier induced by a high gate field. The CHEI mechanism is the process through which an electron gains energy from an electric field (near drain) and then collides with the lattice to redirect it into the charge storage layer. An appropriate threshold voltage shift, high memory density, low power consumption, as well as superior retention and endurance properties are thus necessary for an advanced nonvolatile memory. Nanocrystal flash memory has now been demonstrated commercially, such as in Freescales's 90 nm node embedded nanocrystal flash memory and 128KB NOR split gate nanocrystal memory, and Numonyx's 4 MB nanocrystal me m ory [6] [7] [8] .
This review provides a complete and thorough study of nanocrystal memory technologies that can compatibly combine with the integrated circuit (IC) industry. If nanocrystal memory follows industry-compatible IC techniques, it will be possible to rapidly commercialize nanocrystal memory devices. In this article, we review how nanocrystal materials, device structures, and nanocrystal fabrication processes influence the properties of nanocrystal memory and discuss the challenges that lie ahead.
Nanocrystal formation methods
Generally, a metal-oxide-nanocrystal-oxide-silicon nonvolatile memory structure is fabricated as follows. First, a silicon (100) wafer is cleaned by the Radio Corporation of America (RCA) standard cleaning process, which removes the native oxide and micro-particles from the wafer surface. A high quality oxide layer of 5 nm thickness is then grown as a tunneling oxide. Afterwards, a charge trapping layer is deposited, and then, depending on the material, a treatment (e.g., primarily thermal) may be necessary to produce nanocrystals. Next, a thick oxide layer is deposited to serve as a blocking oxide. Finally, gate electrodes are deposited and patterned. The process flow and the structure of the memory are shown in Fig. 2 .
There are numerous methods that can be used to form nanocrystals as storage centers for nonvolatile memory applications. The most commonly used are self-assembly, precipitation, and chemical reaction, as described below 9-11 :
Self-assembly
The basic procedures of self-assembly for nanocrystal formation are shown in Figs. 3a-c. A trapping layer of 1 -5 nm is deposited and then the film is annealed at a temperature close to its eutectic temperature in an inert ambient gas to transform the trapping layer into a nanocrystal structure. The diameter of the nanocrystal is influenced by the thickness of the trapping layer, as well as the temperature and duration of the thermal treatment. Fig. 3d illustrates the major driving forces that contribute to this process. Dispersion forces and the electrical double layers affect the nanocrystal size and location distrib utions [12] [13] [14] . This process is accomplished through the relaxation of film stress and is limited by the surface mobility. During the thermal treatment, these atoms gain enough surface mobility, allowing the film to self-assemble into the more thermodynamically and energetically stable state. The film breaks into "islands" along the initial perturbation to reduce the elastic energy carried by the stress built into the film during the deposition process. Moreover, minimization of the surface energy and the dispersion force between the top and bottom interfaces is conducive to stabilizing the film. Therefore, the final geometry depends on the balance between 
Precipitation
An oversaturated or mixed trapping layer is prepared by ion implantation into a deposited insulator layer or co-deposit system to form nanocrystals by further thermal annealing. The nucleation of nanocrystal formation during rapid thermal annealing (RTA) process can be described as following. Initially, oversaturated solid-solutes separate during thermal annealing. As the temperature and duration of the thermal annealing increases, these educts can obtain enough energy to leave their initial sites and diffuse through the mixed film. Educt diffusions with a large enough number of collisions will result in nuclei fo rmation 15 . With the increase in annealing temperature, more educts tend to bond to the nuclei and form the nanocrystal structure in the trapping layer, forming a high density distribution of nanocrystal structures, as shown in Fig. 4 . However, employing traditional high-energy ion implantation for nanocrystal memory applications has revealed some obvious shor tcomings [16] [17] . The ion distribution (following a Gaussian distribution) is wide with high injection energy (~30 -150 keV), such that controlling the nanocrystals close to the tunneling oxide is difficult. In addition, even when the implanted ion reaches the interface between the silicon oxide and silicon substrate, it may cause damage to the tunneling oxide, resulting in degradation of the device performance.
Chemical reaction
The chemical reaction method is widely used to form a nanocrystal trapping layer and is illustrated in Fig. 5 . Initially, a binary or tertiary mixed layer is co-deposited by different material systems, and then the layer is oxidized by RTA under an oxygen flow. Different materials have different oxidation capabilities due to their different Gibbs free e nergies [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] ; it is easier to form a stable oxide compound when it has lower enthalpy. Therefore, during RTA oxidation, one material comprising the binary mixed layer is typically more easily oxidized while the other material tends to conjugate with other atoms of the same material to form the nanocrystal. A similar process also occurs for the tertiary mixed layer. 
The evolution of materials and technology
Currently, nanocrystal nonvolatile memory can be classified into three major categories, determined via the materials used: (i) semiconductor, (ii) metal, and (iii) high-κ dielectric nanocrystals. Si interface around the Ge nanocrystal increases barrier height between the Ge/Si interface and prevents the stored nanocrystal charges fr om leaking out 43, 44 . In addition, a core-shell Ge-Si nanocrystal structure has also been proposed to improve the nanocrystal-insulator interface quality, resulting in better device performance characteristics, such as improved retention time and program ming/erasing speed 45 .
In optimizing nanocrystal NVM devices, the ideal goal is to simultaneously achieve fast DRAM program/erase speeds and long flash memory retention times. For this purpose, we must create an Yang et al. [53] [54] . Hf and Si were co-sputtered in oxygen followed with high-temperature annealing to form high-κ dielectric nanocrystals. These devices exhibited very little lateral or vertical stored charge migration after an endurance test. These features suggest that such cells could be very useful for high-density two-bit nonvolatile memory applications.
From the consideration of the Gibbs free energy, thermodynamics indicates that it is easier for Si to be oxidized than a metal during the rapid thermal oxidation (RTO) process. Due to the lower oxidation free energy of SiO 2 , metal nanocrystals easily precipitate into an SiO 2 dielectric layer from a metal and silicon mixed layer. Therefore, the peak RTO temperature of nanocrystal formation decreases with an increase in the Gibbs free energy of a metal oxide compound, as shown in Table 1 [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] 44 . The larger the difference between the Si-O Gibbs free energy, the lower the RTO temperature that is required for metal nanocrystal formation. The RTO temperature is an important factor in the thermal budget for compatibility with CMOS methods: metal nanocrystals with lower formation temperatures are preferable for application in standard CMOS processes.
An alternative approach is to engineer the depth of the potential well (d eff ) at the storage nodes, which could be achieved by selecting suitable metal materials by considering the metal work function. An asymmetrical barrier is created between the substrate and the storage Al metal nanocrystals have all been f abricated and studied [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] 44 . An improved memory effect can be observ ed when d eff is higher [18] [19] [20] 44 .
The relationship between the metal work function and the silicon energy band is shown in Fig. 6c ; such a diagram can be used to assist researchers in determining the appropriate metal. Furthermore, a summary of research findings on using various metal nanocrystals as charge storage no de s ca n be found in Table 2 A multi-layer nanocrystal approach of improving memory retention has been propose d by R. Ohba and W. R. Chen et al. 41, 64, 65 . As shown in also be used to enhance the oxide quality. After SCCO 2 treatments, the traps in the oxide are passivated, and thus the leakage current through traps (i.e., trap-assisted tunneling) can be effectively suppressed.
Challenges
Although nanocrystal memory possesses many advantages and is considered a promising candidate for the solution to the scaling problem in conventional floating gate memory, there are still some challenges that must be overcome.
Reproducibility
Nanocrystal memory properties are influenced by nanocrystal size, 
Summary
Conventional FG memory faces the limitation that all stored charge will leak back to the channel through a path formed by repeated operation. To alleviate the trade-off of tunnel oxide design for FG memory devices, memory-cell structures employing discrete traps as charge storage media have been proposed in the past few years. In this paper, we have introduced three of the most commonly used methods of fabricating nanocrystal structures: self-assembly, precipitation, and chemical reaction. We suggest that precipitation and chemical reaction are the two best methods for forming a uniform and easy-controllable discrete nanocrystal structure. This paper also reviews the three major nanocrystal materials: semiconductors, metals, and high-κ dielectric nanocrystals, and discusses the impact of each technology on the memory characteristics. Metallic nanocrystals are considered the most promising for commercial production. In addition, in order to simultaneously achieve high program/erase speeds and long retention times without sacrificing other memory properties, tunneling barrier engineering, multi-layer nanocrystals, work function engineering, and surrounding oxide passivation have been proposed. However, nanocrystal memory still faces some challenges upon scaling down, such as fluctuations from device to device and charge leakage at high density.
It is, therefore, important to continue to find methods that strategically match the scaling limits with appropriate requirements in the NVM industry.
